Added the updated A1_Q1 Quartus compilation

This commit is contained in:
TroubleElectrical committed 2026-09-03 19:22:52 +10:00
1 parent b926d71523
commit 3114cd6b80
61 files changed
+547 -546

No files matched your search

+7 -7
View File
@@ -1,5 +1,5 @@
Assembler report for seven_seg
Thu Sep 3 16:28:51 2026
Thu Sep 3 16:57:42 2026
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
@@ -38,7 +38,7 @@ on the Quartus Prime software download page.
+---------------------------------------------------------------+
; Assembler Summary ;
+-----------------------+---------------------------------------+
; Assembler Status ; Successful - Thu Sep 3 16:28:51 2026 ;
; Assembler Status ; Successful - Thu Sep 3 16:57:42 2026 ;
; Revision Name ; seven_seg ;
; Top-level Entity Name ; seven_seg ;
; Family ; Cyclone V ;
@@ -67,8 +67,8 @@ on the Quartus Prime software download page.
+----------------+------------------------+
; Option ; Setting ;
+----------------+------------------------+
; JTAG usercode ; 0x00781BE2 ;
; Checksum ; 0x00781BE2 ;
; JTAG usercode ; 0x00781CB4 ;
; Checksum ; 0x00781CB4 ;
+----------------+------------------------+
@@ -78,13 +78,13 @@ on the Quartus Prime software download page.
Info: *******************************************************************
Info: Running Quartus Prime Assembler
Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
Info: Processing started: Thu Sep 3 16:28:46 2026
Info: Processing started: Thu Sep 3 16:57:37 2026
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off q1 -c seven_seg
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
Info: Peak virtual memory: 521 megabytes
Info: Processing ended: Thu Sep 3 16:28:51 2026
Info: Peak virtual memory: 525 megabytes
Info: Processing ended: Thu Sep 3 16:57:42 2026
Info: Elapsed time: 00:00:05
Info: Total CPU time (on all processors): 00:00:05
+1 -1
View File
@@ -1 +1 @@
Thu Sep 3 16:29:01 2026
Thu Sep 3 16:57:52 2026
+4 -4
View File
@@ -1,5 +1,5 @@
EDA Netlist Writer report for seven_seg
Thu Sep 3 16:29:00 2026
Thu Sep 3 16:57:51 2026
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
@@ -37,7 +37,7 @@ on the Quartus Prime software download page.
+-------------------------------------------------------------------+
; EDA Netlist Writer Summary ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Thu Sep 3 16:29:00 2026 ;
; EDA Netlist Writer Status ; Successful - Thu Sep 3 16:57:51 2026 ;
; Revision Name ; seven_seg ;
; Top-level Entity Name ; seven_seg ;
; Family ; Cyclone V ;
@@ -81,13 +81,13 @@ on the Quartus Prime software download page.
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
Info: Processing started: Thu Sep 3 16:28:59 2026
Info: Processing started: Thu Sep 3 16:57:50 2026
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off q1 -c seven_seg
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file seven_seg.svo in folder "/home/oliver/Documents/FPGA_Dev/FPGA_Uni/Quartus/A1_Q1/simulation/questa/" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
Info: Peak virtual memory: 658 megabytes
Info: Processing ended: Thu Sep 3 16:29:00 2026
Info: Processing ended: Thu Sep 3 16:57:51 2026
Info: Elapsed time: 00:00:01
Info: Total CPU time (on all processors): 00:00:01
+23 -23
View File
@@ -1,5 +1,5 @@
Fitter report for seven_seg
Thu Sep 3 16:28:44 2026
Thu Sep 3 16:57:35 2026
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
@@ -57,7 +57,7 @@ on the Quartus Prime software download page.
+-----------------------------------------------------------------------------------+
; Fitter Summary ;
+---------------------------------+-------------------------------------------------+
; Fitter Status ; Successful - Thu Sep 3 16:28:44 2026 ;
; Fitter Status ; Successful - Thu Sep 3 16:57:35 2026 ;
; Quartus Prime Version ; 25.1std.0 Build 1129 10/21/2025 SC Lite Edition ;
; Revision Name ; seven_seg ;
; Top-level Entity Name ; seven_seg ;
@@ -271,7 +271,7 @@ The pin-out file can be found in /home/oliver/Documents/FPGA_Dev/FPGA_Uni/Quartu
; Impedance control blocks ; 0 / 3 ; 0 % ;
; Hard Memory Controllers ; 0 / 2 ; 0 % ;
; Average interconnect usage (total/H/V) ; 0.0% / 0.0% / 0.0% ; ;
; Peak interconnect usage (total/H/V) ; 0.2% / 0.2% / 0.1% ; ;
; Peak interconnect usage (total/H/V) ; 0.1% / 0.2% / 0.1% ; ;
; Maximum fan-out ; 8 ; ;
; Highest non-global fan-out ; 8 ; ;
; Total fan-out ; 60 ; ;
@@ -1138,7 +1138,7 @@ Note: For table entries with two numbers listed, the numbers in parentheses indi
; segments[6] ; Output ; -- ; -- ; -- ; -- ; (0) ; (31) ; -- ; -- ; -- ;
; segments[7] ; Output ; -- ; -- ; -- ; -- ; (0) ; (31) ; -- ; -- ; -- ;
; num[0] ; Input ; -- ; (0) ; -- ; -- ; -- ; -- ; -- ; -- ; -- ;
; rbi_inv[0] ; Input ; -- ; -- ; (0) ; -- ; -- ; -- ; -- ; -- ; -- ;
; rbi_inv[0] ; Input ; -- ; (0) ; -- ; -- ; -- ; -- ; -- ; -- ; -- ;
; num[3] ; Input ; -- ; -- ; (0) ; -- ; -- ; -- ; -- ; -- ; -- ;
; num[1] ; Input ; -- ; -- ; (0) ; -- ; -- ; -- ; -- ; -- ; -- ;
; num[2] ; Input ; -- ; -- ; (0) ; -- ; -- ; -- ; -- ; -- ; -- ;
@@ -1152,48 +1152,48 @@ Note: For table entries with two numbers listed, the numbers in parentheses indi
+---------------------+-------------------+---------+
; num[0] ; ; ;
; - segments~0 ; 0 ; 0 ;
; - WideOr0~0 ; 0 ; 0 ;
; - Mux5~0 ; 0 ; 0 ;
; - Mux4~0 ; 0 ; 0 ;
; - Mux3~0 ; 0 ; 0 ;
; - Mux2~0 ; 0 ; 0 ;
; - Mux1~0 ; 0 ; 0 ;
; - Mux0~0 ; 0 ; 0 ;
; - WideOr0~0 ; 0 ; 0 ;
; rbi_inv[0] ; ; ;
; - segments~0 ; 1 ; 0 ;
; - Mux5~0 ; 1 ; 0 ;
; - Mux4~0 ; 1 ; 0 ;
; - Mux3~0 ; 1 ; 0 ;
; - Mux2~0 ; 1 ; 0 ;
; - Mux1~0 ; 1 ; 0 ;
; - Mux0~0 ; 1 ; 0 ;
; - segments~0 ; 0 ; 0 ;
; - Mux5~0 ; 0 ; 0 ;
; - Mux4~0 ; 0 ; 0 ;
; - Mux3~0 ; 0 ; 0 ;
; - Mux2~0 ; 0 ; 0 ;
; - Mux1~0 ; 0 ; 0 ;
; - Mux0~0 ; 0 ; 0 ;
; num[3] ; ; ;
; - segments~0 ; 1 ; 0 ;
; - WideOr0~0 ; 1 ; 0 ;
; - Mux5~0 ; 1 ; 0 ;
; - Mux4~0 ; 1 ; 0 ;
; - Mux3~0 ; 1 ; 0 ;
; - Mux2~0 ; 1 ; 0 ;
; - Mux1~0 ; 1 ; 0 ;
; - Mux0~0 ; 1 ; 0 ;
; - WideOr0~0 ; 1 ; 0 ;
; num[1] ; ; ;
; - segments~0 ; 1 ; 0 ;
; - WideOr0~0 ; 1 ; 0 ;
; - Mux5~0 ; 1 ; 0 ;
; - Mux4~0 ; 1 ; 0 ;
; - Mux3~0 ; 1 ; 0 ;
; - Mux2~0 ; 1 ; 0 ;
; - Mux1~0 ; 1 ; 0 ;
; - Mux0~0 ; 1 ; 0 ;
; - WideOr0~0 ; 1 ; 0 ;
; num[2] ; ; ;
; - segments~0 ; 1 ; 0 ;
; - WideOr0~0 ; 1 ; 0 ;
; - Mux5~0 ; 1 ; 0 ;
; - Mux4~0 ; 1 ; 0 ;
; - Mux3~0 ; 1 ; 0 ;
; - Mux2~0 ; 1 ; 0 ;
; - Mux1~0 ; 1 ; 0 ;
; - Mux0~0 ; 1 ; 0 ;
; - WideOr0~0 ; 1 ; 0 ;
+---------------------+-------------------+---------+
@@ -1204,8 +1204,8 @@ Note: For table entries with two numbers listed, the numbers in parentheses indi
+------------------------------+------------------------+
; Block interconnects ; 13 / 217,884 ( < 1 % ) ;
; C12 interconnects ; 0 / 10,080 ( 0 % ) ;
; C2 interconnects ; 8 / 87,208 ( < 1 % ) ;
; C4 interconnects ; 19 / 41,360 ( < 1 % ) ;
; C2 interconnects ; 10 / 87,208 ( < 1 % ) ;
; C4 interconnects ; 17 / 41,360 ( < 1 % ) ;
; DQS bus muxes ; 0 / 21 ( 0 % ) ;
; DQS-18 I/O buses ; 0 / 21 ( 0 % ) ;
; DQS-9 I/O buses ; 0 / 21 ( 0 % ) ;
@@ -1216,8 +1216,8 @@ Note: For table entries with two numbers listed, the numbers in parentheses indi
; Quadrant clocks ; 0 / 88 ( 0 % ) ;
; R14 interconnects ; 10 / 9,228 ( < 1 % ) ;
; R14/C12 interconnect drivers ; 10 / 15,096 ( < 1 % ) ;
; R3 interconnects ; 11 / 94,896 ( < 1 % ) ;
; R6 interconnects ; 20 / 194,640 ( < 1 % ) ;
; R3 interconnects ; 13 / 94,896 ( < 1 % ) ;
; R6 interconnects ; 19 / 194,640 ( < 1 % ) ;
; Spine clocks ; 0 / 180 ( 0 % ) ;
; Wire stub REs ; 0 / 11,606 ( 0 % ) ;
+------------------------------+------------------------+
@@ -1373,7 +1373,7 @@ Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X57_Y0 to location X68_Y11
Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11
Info (170199): The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time.
Info (170201): Optimizations that may affect the design's routability were skipped
Info (170200): Optimizations that may affect the design's timing were skipped
@@ -1383,10 +1383,10 @@ Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:03
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:04
Info: Quartus Prime Fitter was successful. 0 errors, 5 warnings
Info: Peak virtual memory: 1387 megabytes
Info: Processing ended: Thu Sep 3 16:28:44 2026
Info: Peak virtual memory: 1384 megabytes
Info: Processing ended: Thu Sep 3 16:57:35 2026
Info: Elapsed time: 00:00:27
Info: Total CPU time (on all processors): 00:00:39
@@ -1,4 +1,4 @@
Fitter Status : Successful - Thu Sep 3 16:28:44 2026
Fitter Status : Successful - Thu Sep 3 16:57:35 2026
Quartus Prime Version : 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
Revision Name : seven_seg
Top-level Entity Name : seven_seg
@@ -1,5 +1,5 @@
Flow report for seven_seg
Thu Sep 3 16:29:00 2026
Thu Sep 3 16:57:51 2026
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
@@ -41,7 +41,7 @@ on the Quartus Prime software download page.
+-----------------------------------------------------------------------------------+
; Flow Summary ;
+---------------------------------+-------------------------------------------------+
; Flow Status ; Successful - Thu Sep 3 16:29:00 2026 ;
; Flow Status ; Successful - Thu Sep 3 16:57:51 2026 ;
; Quartus Prime Version ; 25.1std.0 Build 1129 10/21/2025 SC Lite Edition ;
; Revision Name ; seven_seg ;
; Top-level Entity Name ; seven_seg ;
@@ -68,7 +68,7 @@ on the Quartus Prime software download page.
+-------------------+---------------------+
; Option ; Setting ;
+-------------------+---------------------+
; Start date & time ; 09/03/2026 16:28:05 ;
; Start date & time ; 09/03/2026 16:56:55 ;
; Main task ; Compilation ;
; Revision Name ; seven_seg ;
+-------------------+---------------------+
@@ -79,7 +79,7 @@ on the Quartus Prime software download page.
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID ; 55629860311554.178841688507944 ; -- ; -- ; -- ;
; COMPILER_SIGNATURE_ID ; 55629860311554.178841861509729 ; -- ; -- ; -- ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off ; -- ; -- ; eda_board_design_timing ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off ; -- ; -- ; eda_board_design_boundary_scan ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off ; -- ; -- ; eda_board_design_signal_integrity ;
@@ -101,12 +101,12 @@ on the Quartus Prime software download page.
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:11 ; 1.0 ; 419 MB ; 00:00:25 ;
; Fitter ; 00:00:27 ; 1.0 ; 1387 MB ; 00:00:38 ;
; Assembler ; 00:00:05 ; 1.0 ; 521 MB ; 00:00:05 ;
; Timing Analyzer ; 00:00:06 ; 1.0 ; 792 MB ; 00:00:05 ;
; Analysis & Synthesis ; 00:00:11 ; 1.0 ; 419 MB ; 00:00:27 ;
; Fitter ; 00:00:27 ; 1.0 ; 1384 MB ; 00:00:38 ;
; Assembler ; 00:00:05 ; 1.0 ; 525 MB ; 00:00:05 ;
; Timing Analyzer ; 00:00:06 ; 1.0 ; 780 MB ; 00:00:05 ;
; EDA Netlist Writer ; 00:00:01 ; 1.0 ; 658 MB ; 00:00:01 ;
; Total ; 00:00:50 ; -- ; -- ; 00:01:14 ;
; Total ; 00:00:50 ; -- ; -- ; 00:01:16 ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
+7 -7
View File
@@ -1,5 +1,5 @@
Analysis & Synthesis report for seven_seg
Thu Sep 3 16:28:16 2026
Thu Sep 3 16:57:07 2026
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
@@ -44,7 +44,7 @@ on the Quartus Prime software download page.
+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Sep 3 16:28:16 2026 ;
; Analysis & Synthesis Status ; Successful - Thu Sep 3 16:57:07 2026 ;
; Quartus Prime Version ; 25.1std.0 Build 1129 10/21/2025 SC Lite Edition ;
; Revision Name ; seven_seg ;
; Top-level Entity Name ; seven_seg ;
@@ -233,7 +233,7 @@ Note: For table entries with two numbers listed, the numbers in parentheses indi
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 4:1 ; 3 bits ; 6 LEs ; 6 LEs ; 0 LEs ; No ; |seven_seg|Mux5 ;
; 4:1 ; 3 bits ; 6 LEs ; 6 LEs ; 0 LEs ; No ; |seven_seg|Mux3 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
@@ -269,7 +269,7 @@ Note: For table entries with two numbers listed, the numbers in parentheses indi
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
Info: Processing started: Thu Sep 3 16:28:05 2026
Info: Processing started: Thu Sep 3 16:56:55 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off q1 -c seven_seg
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
@@ -285,8 +285,8 @@ Info (21057): Implemented 21 device resources after synthesis - the final resour
Info (21061): Implemented 8 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
Info: Peak virtual memory: 436 megabytes
Info: Processing ended: Thu Sep 3 16:28:16 2026
Info: Elapsed time: 00:00:11
Info: Total CPU time (on all processors): 00:00:25
Info: Processing ended: Thu Sep 3 16:57:07 2026
Info: Elapsed time: 00:00:12
Info: Total CPU time (on all processors): 00:00:27
@@ -1,4 +1,4 @@
Analysis & Synthesis Status : Successful - Thu Sep 3 16:28:16 2026
Analysis & Synthesis Status : Successful - Thu Sep 3 16:57:07 2026
Quartus Prime Version : 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
Revision Name : seven_seg
Top-level Entity Name : seven_seg
Binary file not shown.
+4 -4
View File
@@ -1,5 +1,5 @@
Timing Analyzer report for seven_seg
Thu Sep 3 16:28:58 2026
Thu Sep 3 16:57:49 2026
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
@@ -474,7 +474,7 @@ No non-DPA dedicated SERDES Receiver circuitry present in device or used in desi
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
Info: Processing started: Thu Sep 3 16:28:52 2026
Info: Processing started: Thu Sep 3 16:57:43 2026
Info: Command: quartus_sta q1 -c seven_seg
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
@@ -534,8 +534,8 @@ Info (332140): No Minimum Pulse Width paths to report
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
Info: Peak virtual memory: 792 megabytes
Info: Processing ended: Thu Sep 3 16:28:58 2026
Info: Peak virtual memory: 780 megabytes
Info: Processing ended: Thu Sep 3 16:57:49 2026
Info: Elapsed time: 00:00:06
Info: Total CPU time (on all processors): 00:00:05