TroubleElectrical/FPGA_Uni
1
0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

Added 4 digit 7seg display module (confirmed working for now),

Browse Source 
Added Inputs for displaying registers / Program Counter high and low bits,
Assigned pins for Display digits, inputs (Labeled HID) and the clk button
This commit is contained in:
TroubleElectrical committed 2026-10-13 16:32:15 +11:00
1 parent 353923eadf
commit 25a953cdc6
138 files changed
+2431 -744
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

Quartus/A2/db/assignment2.hier_info
+274
View File
@@ -1,5 +1,44 @@
|assignment2
clk[0] => clk[0].IN2
HID_Register[0] => ~NO_FANOUT~
HID_Register[1] => ~NO_FANOUT~
HID_Register[2] => ~NO_FANOUT~
HID_Register[3] => ~NO_FANOUT~
HID_Register[4] => ~NO_FANOUT~
HID_PC[0] => ~NO_FANOUT~
HID_Hi_Low[0] => ~NO_FANOUT~
out_seg_0[0] << seven_seg_4digit:display.segments0
out_seg_0[1] << seven_seg_4digit:display.segments0
out_seg_0[2] << seven_seg_4digit:display.segments0
out_seg_0[3] << seven_seg_4digit:display.segments0
out_seg_0[4] << seven_seg_4digit:display.segments0
out_seg_0[5] << seven_seg_4digit:display.segments0
out_seg_0[6] << seven_seg_4digit:display.segments0
out_seg_0[7] << seven_seg_4digit:display.segments0
out_seg_1[0] << seven_seg_4digit:display.segments1
out_seg_1[1] << seven_seg_4digit:display.segments1
out_seg_1[2] << seven_seg_4digit:display.segments1
out_seg_1[3] << seven_seg_4digit:display.segments1
out_seg_1[4] << seven_seg_4digit:display.segments1
out_seg_1[5] << seven_seg_4digit:display.segments1
out_seg_1[6] << seven_seg_4digit:display.segments1
out_seg_1[7] << seven_seg_4digit:display.segments1
out_seg_2[0] << seven_seg_4digit:display.segments2
out_seg_2[1] << seven_seg_4digit:display.segments2
out_seg_2[2] << seven_seg_4digit:display.segments2
out_seg_2[3] << seven_seg_4digit:display.segments2
out_seg_2[4] << seven_seg_4digit:display.segments2
out_seg_2[5] << seven_seg_4digit:display.segments2
out_seg_2[6] << seven_seg_4digit:display.segments2
out_seg_2[7] << seven_seg_4digit:display.segments2
out_seg_3[0] << seven_seg_4digit:display.segments3
out_seg_3[1] << seven_seg_4digit:display.segments3
out_seg_3[2] << seven_seg_4digit:display.segments3
out_seg_3[3] << seven_seg_4digit:display.segments3
out_seg_3[4] << seven_seg_4digit:display.segments3
out_seg_3[5] << seven_seg_4digit:display.segments3
out_seg_3[6] << seven_seg_4digit:display.segments3
out_seg_3[7] << seven_seg_4digit:display.segments3
|assignment2|instruction_counter:PC
@@ -1552,3 +1591,238 @@ OUT_1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT_1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
|assignment2|seven_seg_4digit:display
num[0] => num[0].IN1
num[1] => num[1].IN1
num[2] => num[2].IN1
num[3] => num[3].IN1
num[4] => num[4].IN1
num[5] => num[5].IN1
num[6] => num[6].IN1
num[7] => num[7].IN1
num[8] => num[8].IN1
num[9] => num[9].IN1
num[10] => num[10].IN1
num[11] => num[11].IN1
num[12] => num[12].IN1
num[13] => num[13].IN1
num[14] => num[14].IN1
num[15] => num[15].IN1
segments0[0] <= seven_seg:digit0.segments
segments0[1] <= seven_seg:digit0.segments
segments0[2] <= seven_seg:digit0.segments
segments0[3] <= seven_seg:digit0.segments
segments0[4] <= seven_seg:digit0.segments
segments0[5] <= seven_seg:digit0.segments
segments0[6] <= seven_seg:digit0.segments
segments0[7] <= seven_seg:digit0.segments
segments1[0] <= seven_seg:digit1.segments
segments1[1] <= seven_seg:digit1.segments
segments1[2] <= seven_seg:digit1.segments
segments1[3] <= seven_seg:digit1.segments
segments1[4] <= seven_seg:digit1.segments
segments1[5] <= seven_seg:digit1.segments
segments1[6] <= seven_seg:digit1.segments
segments1[7] <= seven_seg:digit1.segments
segments2[0] <= seven_seg:digit2.segments
segments2[1] <= seven_seg:digit2.segments
segments2[2] <= seven_seg:digit2.segments
segments2[3] <= seven_seg:digit2.segments
segments2[4] <= seven_seg:digit2.segments
segments2[5] <= seven_seg:digit2.segments
segments2[6] <= seven_seg:digit2.segments
segments2[7] <= seven_seg:digit2.segments
segments3[0] <= seven_seg:digit3.segments
segments3[1] <= seven_seg:digit3.segments
segments3[2] <= seven_seg:digit3.segments
segments3[3] <= seven_seg:digit3.segments
segments3[4] <= seven_seg:digit3.segments
segments3[5] <= seven_seg:digit3.segments
segments3[6] <= seven_seg:digit3.segments
segments3[7] <= seven_seg:digit3.segments
|assignment2|seven_seg_4digit:display|seven_seg:digit0
num[0] => Decoder0.IN3
num[0] => Mux0.IN19
num[0] => Mux1.IN19
num[0] => Mux2.IN19
num[0] => Mux3.IN19
num[0] => Mux4.IN19
num[0] => Mux5.IN19
num[1] => Decoder0.IN2
num[1] => Mux0.IN18
num[1] => Mux1.IN18
num[1] => Mux2.IN18
num[1] => Mux3.IN18
num[1] => Mux4.IN18
num[1] => Mux5.IN18
num[2] => Decoder0.IN1
num[2] => Mux0.IN17
num[2] => Mux1.IN17
num[2] => Mux2.IN17
num[2] => Mux3.IN17
num[2] => Mux4.IN17
num[2] => Mux5.IN17
num[3] => Decoder0.IN0
num[3] => Mux0.IN16
num[3] => Mux1.IN16
num[3] => Mux2.IN16
num[3] => Mux3.IN16
num[3] => Mux4.IN16
num[3] => Mux5.IN16
rbi_inv[0] => Mux0.IN15
rbi_inv[0] => Mux1.IN15
rbi_inv[0] => Mux2.IN15
rbi_inv[0] => Mux3.IN15
rbi_inv[0] => Mux4.IN15
rbi_inv[0] => Mux5.IN15
rbi_inv[0] => segments.DATAB
segments[0] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
segments[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
|assignment2|seven_seg_4digit:display|seven_seg:digit1
num[0] => Decoder0.IN3
num[0] => Mux0.IN19
num[0] => Mux1.IN19
num[0] => Mux2.IN19
num[0] => Mux3.IN19
num[0] => Mux4.IN19
num[0] => Mux5.IN19
num[1] => Decoder0.IN2
num[1] => Mux0.IN18
num[1] => Mux1.IN18
num[1] => Mux2.IN18
num[1] => Mux3.IN18
num[1] => Mux4.IN18
num[1] => Mux5.IN18
num[2] => Decoder0.IN1
num[2] => Mux0.IN17
num[2] => Mux1.IN17
num[2] => Mux2.IN17
num[2] => Mux3.IN17
num[2] => Mux4.IN17
num[2] => Mux5.IN17
num[3] => Decoder0.IN0
num[3] => Mux0.IN16
num[3] => Mux1.IN16
num[3] => Mux2.IN16
num[3] => Mux3.IN16
num[3] => Mux4.IN16
num[3] => Mux5.IN16
rbi_inv[0] => Mux0.IN15
rbi_inv[0] => Mux1.IN15
rbi_inv[0] => Mux2.IN15
rbi_inv[0] => Mux3.IN15
rbi_inv[0] => Mux4.IN15
rbi_inv[0] => Mux5.IN15
rbi_inv[0] => segments.DATAB
segments[0] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
segments[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
|assignment2|seven_seg_4digit:display|seven_seg:digit2
num[0] => Decoder0.IN3
num[0] => Mux0.IN19
num[0] => Mux1.IN19
num[0] => Mux2.IN19
num[0] => Mux3.IN19
num[0] => Mux4.IN19
num[0] => Mux5.IN19
num[1] => Decoder0.IN2
num[1] => Mux0.IN18
num[1] => Mux1.IN18
num[1] => Mux2.IN18
num[1] => Mux3.IN18
num[1] => Mux4.IN18
num[1] => Mux5.IN18
num[2] => Decoder0.IN1
num[2] => Mux0.IN17
num[2] => Mux1.IN17
num[2] => Mux2.IN17
num[2] => Mux3.IN17
num[2] => Mux4.IN17
num[2] => Mux5.IN17
num[3] => Decoder0.IN0
num[3] => Mux0.IN16
num[3] => Mux1.IN16
num[3] => Mux2.IN16
num[3] => Mux3.IN16
num[3] => Mux4.IN16
num[3] => Mux5.IN16
rbi_inv[0] => Mux0.IN15
rbi_inv[0] => Mux1.IN15
rbi_inv[0] => Mux2.IN15
rbi_inv[0] => Mux3.IN15
rbi_inv[0] => Mux4.IN15
rbi_inv[0] => Mux5.IN15
rbi_inv[0] => segments.DATAB
segments[0] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
segments[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
|assignment2|seven_seg_4digit:display|seven_seg:digit3
num[0] => Decoder0.IN3
num[0] => Mux0.IN19
num[0] => Mux1.IN19
num[0] => Mux2.IN19
num[0] => Mux3.IN19
num[0] => Mux4.IN19
num[0] => Mux5.IN19
num[1] => Decoder0.IN2
num[1] => Mux0.IN18
num[1] => Mux1.IN18
num[1] => Mux2.IN18
num[1] => Mux3.IN18
num[1] => Mux4.IN18
num[1] => Mux5.IN18
num[2] => Decoder0.IN1
num[2] => Mux0.IN17
num[2] => Mux1.IN17
num[2] => Mux2.IN17
num[2] => Mux3.IN17
num[2] => Mux4.IN17
num[2] => Mux5.IN17
num[3] => Decoder0.IN0
num[3] => Mux0.IN16
num[3] => Mux1.IN16
num[3] => Mux2.IN16
num[3] => Mux3.IN16
num[3] => Mux4.IN16
num[3] => Mux5.IN16
rbi_inv[0] => Mux0.IN15
rbi_inv[0] => Mux1.IN15
rbi_inv[0] => Mux2.IN15
rbi_inv[0] => Mux3.IN15
rbi_inv[0] => Mux4.IN15
rbi_inv[0] => Mux5.IN15
rbi_inv[0] => segments.DATAB
segments[0] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
segments[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE