TroubleElectrical/FPGA_Uni
1
0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

Removed flag assignment from within ALU OP case statement and instead perform it at the end. Made bit index for the ASU OP more explicit.

Browse Source
This commit is contained in:
riley committed 2026-10-16 11:32:24 +11:00
1 parent 4c7e2ff085
commit 12ae58ad86
1 file changed
+14 -12
Download Patch File Download Diff File Expand all files Collapse all files
modules/alu.sv
+14 -12
View File
@@ -15,26 +15,28 @@ module alu #(parameter width=2)(input logic [3:0] op,
logic [2**width-1:0] asu_out;
logic [2:0] asu_flags;
asu #(width) adder_unit(asu_op[op[1]], A, B, asu_out, asu_flags[0], asu_flags[1]);
assign asu_op = op[1];
asu #(width) adder_unit(asu_op, A, B, asu_out, asu_flags[0], asu_flags[1]);
logic [2**width-1:0] lu_out;
lu #(width) logic_unit(op[1:0], A, B, lu_out);
always_comb begin
case (op)
4'b0000: begin OUT_1 = asu_out; flags = asu_flags; end
4'b0001: begin OUT_1 = asu_out; flags = asu_flags; end
4'b0010: begin OUT_1 = asu_out; flags = asu_flags; end
4'b0011: begin OUT_1 = asu_out; flags = asu_flags; end
4'b0100: begin OUT_1 = lu_out; flags = asu_flags; end
4'b0101: begin OUT_1 = lu_out; flags = asu_flags; end
4'b0110: begin OUT_1 = lu_out; flags = asu_flags; end
4'b0111: begin OUT_1 = lu_out; flags = asu_flags; end
4'b1010: begin OUT_1 = (asu_out[2**width-1] ^ asu_flags[1]) & {{(width-1){1'b0}}, 1'b1}; flags = asu_flags; end
4'b1011: begin OUT_1 = ~asu_flags[0] & {{(width-1){1'b0}}, 1'b1}; flags = asu_flags; end
default: begin OUT_1 = {(2**width){1'b0}}; flags = asu_flags; end
4'b0000: begin OUT_1 = asu_out; end
4'b0001: begin OUT_1 = asu_out; end
4'b0010: begin OUT_1 = asu_out; end
4'b0011: begin OUT_1 = asu_out; end
4'b0100: begin OUT_1 = lu_out; end
4'b0101: begin OUT_1 = lu_out; end
4'b0110: begin OUT_1 = lu_out; end
4'b0111: begin OUT_1 = lu_out; end
4'b1010: begin OUT_1 = (asu_out[2**width-1] ^ asu_flags[1]) & {{(width-1){1'b0}}, 1'b1}; end
4'b1011: begin OUT_1 = ~asu_flags[0] & {{(width-1){1'b0}}, 1'b1}; end
default: begin OUT_1 = {(2**width){1'b0}}; end
endcase
asu_flags[2] = OUT_1 == 0;
flags = asu_flags;
end
endmodule
`endif