TroubleElectrical/FPGA_Uni
1
0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

Added all Testbenches to Modelsim and confirmed working operation

Browse Source
This commit is contained in:
TroubleElectrical committed 2026-09-15 15:15:00 +10:00
1 parent c4ebde7692
commit 05361dcf70
349 files changed
+15719 -1096
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

Quartus/A1_Q6/output_files/instruction_classifier.fit.summary
+20
View File
@@ -0,0 +1,20 @@
Fitter Status : Successful - Tue Sep 15 10:20:06 2026
Quartus Prime Version : 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
Revision Name : instruction_classifier
Top-level Entity Name : instruction_classifier
Family : Cyclone V
Device : 5CGXFC5C6F27C7
Timing Models : Final
Logic utilization (in ALMs) : 5 / 29,080 ( < 1 % )
Total registers : 0
Total pins : 13 / 364 ( 4 % )
Total virtual pins : 0
Total block memory bits : 0 / 4,567,040 ( 0 % )
Total RAM Blocks : 0 / 446 ( 0 % )
Total DSP Blocks : 0 / 150 ( 0 % )
Total HSSI RX PCSs : 0 / 6 ( 0 % )
Total HSSI PMA RX Deserializers : 0 / 6 ( 0 % )
Total HSSI TX PCSs : 0 / 6 ( 0 % )
Total HSSI PMA TX Serializers : 0 / 6 ( 0 % )
Total PLLs : 0 / 12 ( 0 % )
Total DLLs : 0 / 4 ( 0 % )