Added all Testbenches to Modelsim and confirmed working operation

ModelSim/work/_info

@@ -9,84 +9,184 @@ z2
 !i10f 100
 cModel Technology
 d/home/oliver/intelFPGA/20.1/modelsim_ase/bin
-vasu
+valu
 Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
-Z1 !s110 1789017577
+Z1 !s110 1789448641
 !i10b 1
-!s100 7ffgJO49=l5BT:aebMX3F1
+!s100 Kh9ZlG?nRa:nnklUM3MaM0
 Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
-IM`6LR=<^Jm_aekUe6^m;b0
+IlI`[:Ol82B@F8AM_FVkV41
 Z3 VDg1SIo80bB@j0V0VzS_@n1
 S1
 Z4 d/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim
-Z5 w1788926090
-8asu.sv
-Fasu.sv
-!i122 14
-L0 1 17
+Z5 w1789355084
+8alu.sv
+Falu.sv
+!i122 18
+L0 9 28
 Z6 OV;L;2020.1;71
 r1
 !s85 0
 31
-Z7 !s108 1789017577.000000
-!s107 asu.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv|
-Z8 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv|
+Z7 !s108 1789448641.000000
+Z8 !s107 lu.sv|asu.sv|alu.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/alu_tb.sv|
+Z9 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/alu_tb.sv|
 !i113 1
-Z9 o-work work -sv
-Z10 tCvgOpt 0
-vasu_tb
+Z10 o-work work -sv
+Z11 tCvgOpt 0
+valu_tb
 R0
 R1
 !i10b 1
-!s100 ?AMT1ejDgW=83T_P=nh4G1
+!s100 8=>8o`KV]hRM]V8AV?S[C1
 R2
-IcS>Hk9oO:RGFmfdUY9[i90
+Iz[VXe9HJ@koSDFNR185;i1
 R3
 S1
 R4
-w1789017573
-8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv
-F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv
-!i122 14
-L0 3 120
+R5
+8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/alu_tb.sv
+F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/alu_tb.sv
+!i122 18
+L0 3 214
 R6
 r1
 !s85 0
 31
 R7
-Z11 !s107 asu.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv|
 R8
-!i113 1
 R9
+!i113 1
 R10
-vlu
+R11
+vasu
 R0
-Z12 !s110 1789014325
+R1
 !i10b 1
-!s100 nmDP9zlMCJDa@W3_FY5m[2
+!s100 MiS^hmH6XEfHgJYg=7c;32
 R2
-Il^hWCV0VAo9mz6NG=G9=51
+I<<aDiX=d[PVLMK[L<GAWJ3
 R3
 S1
 R4
-w1788845636
-8lu.sv
-Flu.sv
-!i122 10
-L0 1 16
+R5
+8asu.sv
+Fasu.sv
+!i122 18
+L0 4 18
 R6
 r1
 !s85 0
 31
-Z13 !s108 1789014325.000000
-Z14 !s107 lu.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/lu_tb.sv|
-Z15 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/lu_tb.sv|
-!i113 1
+R7
+R8
 R9
+!i113 1
 R10
+R11
+vasu_tb
+R0
+!s110 1789448473
+!i10b 1
+!s100 6Mz=>S]N8CcV@e24ZMO?A3
+R2
+INFK7`kK]UQzEBD`:U7gC70
+R3
+S1
+R4
+Z12 w1788926090
+8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv
+F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv
+!i122 16
+L0 3 120
+R6
+r1
+!s85 0
+31
+!s108 1789448473.000000
+!s107 asu.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv|
+!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv|
+!i113 1
+R10
+R11
+vinstruction_classifier
+R0
+Z13 !s110 1789448904
+!i10b 1
+!s100 LBO=Ba0m3b@J?;=_fd^7P3
+R2
+I[MC9A^:kRAc`nk8<MdaKg2
+R3
+S1
+R4
+R5
+8instruction_classifier.sv
+Finstruction_classifier.sv
+!i122 22
+L0 3 18
+R6
+r1
+!s85 0
+31
+Z14 !s108 1789448904.000000
+Z15 !s107 instruction_classifier.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/instruction_classifier_tb.sv|
+Z16 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/instruction_classifier_tb.sv|
+!i113 1
+R10
+R11
+vinstruction_classifier_tb
+R0
+R13
+!i10b 1
+!s100 UcoUK1il@9RM[8`l`mYQh2
+R2
+I;:>eJ6i8o;@kY_?aVJn:d3
+R3
+S1
+R4
+R5
+8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/instruction_classifier_tb.sv
+F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/instruction_classifier_tb.sv
+!i122 22
+L0 2 51
+R6
+r1
+!s85 0
+31
+R14
+R15
+R16
+!i113 1
+R10
+R11
+vlu
+R0
+Z17 !s110 1789449208
+!i10b 1
+!s100 H5AG9eSQKJkS4F`0;5hWl0
+R2
+IObN^<8?MCaP;K@UKCVaP^1
+R3
+S1
+R4
+R5
+8lu.sv
+Flu.sv
+!i122 26
+Z18 L0 3 16
+R6
+r1
+!s85 0
+31
+Z19 !s108 1789449208.000000
+!s107 lu.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/lu_tb.sv|
+Z20 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/lu_tb.sv|
+!i113 1
+R10
+R11
 vlu_tb
 R0
-R12
+R17
 !i10b 1
 !s100 AE_liX6DCD[3>b;K6Wgf72
 R2
@@ -94,18 +194,118 @@ IC?h=m;SY77_D:GA0FR<P^2
 R3
 S1
 R4
-R5
+R12
 8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/lu_tb.sv
 F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/lu_tb.sv
-!i122 10
+!i122 26
 L0 3 58
 R6
 r1
 !s85 0
 31
-R13
-R14
-R15
+R19
+Z21 !s107 lu.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/lu_tb.sv|
+R20
 !i113 1
-R9
 R10
+R11
+vseven_seg
+R0
+Z22 !s110 1789449021
+!i10b 1
+!s100 ^3LXNA>i`]oD>7BNB:Rd?3
+R2
+IedFU7?nB5ZOibY?bC8=L41
+R3
+S1
+R4
+R5
+8seven_seg.sv
+Fseven_seg.sv
+!i122 24
+L0 3 23
+R6
+r1
+!s85 0
+31
+Z23 !s108 1789449021.000000
+Z24 !s107 seven_seg.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_tb.sv|
+Z25 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_tb.sv|
+!i113 1
+R10
+R11
+vseven_seg_tb
+R0
+R22
+!i10b 1
+!s100 jPijM2]zTRBV8TFdD?Q`I1
+R2
+I_mSF@Md^k^GhHm5;W4U_=0
+R3
+S1
+R4
+w1788418794
+8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_tb.sv
+F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_tb.sv
+!i122 24
+L0 3 66
+R6
+r1
+!s85 0
+31
+R23
+R24
+R25
+!i113 1
+R10
+R11
+vshifter
+R0
+Z26 !s110 1789448794
+!i10b 1
+!s100 <fMP57@WI80oPG2Je:5ab2
+R2
+IX2;A_nH1:dH8`jIjb?8m:1
+R3
+S1
+R4
+R5
+8shifter.sv
+Fshifter.sv
+!i122 20
+R18
+R6
+r1
+!s85 0
+31
+Z27 !s108 1789448794.000000
+Z28 !s107 shifter.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/shifter_tb.sv|
+Z29 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/shifter_tb.sv|
+!i113 1
+R10
+R11
+vshifter_tb
+R0
+R26
+!i10b 1
+!s100 B34`X2Q:D=<a_YU@D_zb`0
+R2
+IP0?XY582]2;G`Y8WME:7Q2
+R3
+S1
+R4
+R12
+8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/shifter_tb.sv
+F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/shifter_tb.sv
+!i122 20
+L0 2 76
+R6
+r1
+!s85 0
+31
+R27
+R28
+R29
+!i113 1
+R10
+R11