30 lines
855 B
Systemverilog
30 lines
855 B
Systemverilog
`ifndef REGISTER_FILE_H
|
|
`define REGISTER_FILE_H
|
|
|
|
module register_file #(parameter width=5, parameter nregs=5)(
|
|
input logic [0:0] clk, input logic[0:0] we,
|
|
input logic [nregs-1:0] WA, input logic [2**width-1:0] WD,
|
|
input logic [nregs-1:0] RA1, output logic [2**width-1:0] RD1,
|
|
input logic [nregs-1:0] RA2, output logic [2**width-1:0] RD2,
|
|
output logic [2**width-1:0] regs_out [2**nregs]
|
|
);
|
|
localparam BW = 2**width;
|
|
logic [2**width-1:0] regs[2**nregs];
|
|
|
|
initial begin
|
|
for (integer N = 0; N < (2**nregs); ++N)
|
|
regs[N] = 32'd0;
|
|
end
|
|
|
|
always_ff @(posedge clk) begin
|
|
if (we & (WA != {(2**width){1'b0}} )) begin
|
|
regs[WA] <= WD;
|
|
end
|
|
end
|
|
|
|
assign RD1 = regs[RA1];
|
|
assign RD2 = regs[RA2];
|
|
assign regs_out = regs; // Expose registers externally
|
|
endmodule
|
|
`endif
|