This website requires JavaScript.
Explore
Help
Sign In
TroubleElectrical
/
FPGA_Uni
Watch
1
Star
0
Fork
0
Code
Issues
1
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
c717bf189c485955cc8d6b86cc6eced2c9336697
FPGA_Uni
/
Quartus
/
A2
/
simulation
/
questa
T
History
TroubleElectrical
5d9e7f541e
Updated RAM code to make sure Bus width is 32 bits
2026-10-16 11:32:47 +11:00
..
assignment2.sft
Repaired last few errors in modules and ensured compilation with QUARTUS_BUILD global flag in Quartus build settings and compiled fully (no errors other than pin assignments)
2026-10-13 13:24:44 +11:00
assignment2.svo
Updated RAM code to make sure Bus width is 32 bits
2026-10-16 11:32:47 +11:00