This website requires JavaScript.
Explore
Help
Sign In
TroubleElectrical
/
FPGA_Uni
Watch
1
Star
0
Fork
0
Code
Issues
1
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
ac1062fbd5d38d96b72e551abb45df02c7e2b342
FPGA_Uni
/
Quartus
/
A1_Q4
/
db
/
alu.pplq.rdb
T
TroubleElectrical
9583abd307
Updated shifter (Q5) to use proper 2**width approach and corrected the logic such that C is width bits wide, and b is 2**width (as defined in Q5 B)
2026-09-15 19:43:28 +10:00
304 B
Raw
History
View Raw
Reference in new issue
View Git Blame
Copy Permalink