Logo
Explore Help
Sign In
TroubleElectrical/FPGA_Uni
Watch 1
Star 0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity
Files
a63d46bc778556e6453d60ba5ae057ba4cb5bfb0
FPGA_Uni/Quartus/A1_Q3/db/asu.tiscmp.fastest_slow_1100mv_85c.ddb
T
TroubleElectrical 9e5fb6f52b Updated ASU (Q3) to utilise the 7seg for output, confirmed operation of Q1 to Q3 on board
2026-09-15 16:52:48 +10:00

232 KiB
Raw History

View Raw
Reference in new issue View Git Blame Copy Permalink
Powered by Gitea Version: 28.3.0 Page: 23ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API