This website requires JavaScript.
Explore
Help
Sign In
TroubleElectrical
/
FPGA_Uni
Watch
1
Star
0
Fork
0
Code
Issues
1
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
80416e1f8a7e086059c83f31d32602eb9ab3fce8
FPGA_Uni
/
Quartus
/
A1_Q1
/
output_files
/
seven_seg.done
T
TroubleElectrical
afa8d9d4db
Enabled 2 segments for seven seg display decoder (Q1), most code just needs comments
2026-09-15 21:08:40 +10:00
2 lines
25 B
Plaintext
Raw
Blame
History
Tue Sep 15 21:07:20 2026
Reference in new issue
View Git Blame
Copy Permalink