Files
FPGA_Uni/Quartus/A1_Q1/output_files/seven_seg.done
T