This website requires JavaScript.
Explore
Help
Sign In
TroubleElectrical
/
FPGA_Uni
Watch
1
Star
0
Fork
0
Code
Issues
1
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
74a15cf038e9903481ba8b4cbb8b770a0660ce81
FPGA_Uni
/
Quartus
/
A1_Q3
/
db
/
asu.rtlv_sg.cdb
T
TroubleElectrical
9e5fb6f52b
Updated ASU (Q3) to utilise the 7seg for output, confirmed operation of Q1 to Q3 on board
2026-09-15 16:52:48 +10:00
3.1 KiB
Raw
History
View Raw
Reference in new issue
View Git Blame
Copy Permalink
