This website requires JavaScript.
Explore
Help
Sign In
TroubleElectrical
/
FPGA_Uni
Watch
1
Star
0
Fork
0
Code
Issues
1
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
5ae9125e0609e4556847b6350bec8e962e8d375e
FPGA_Uni
/
Quartus
/
A1_Q2
/
output_files
/
lu.sof
T
TroubleElectrical
9e5fb6f52b
Updated ASU (Q3) to utilise the 7seg for output, confirmed operation of Q1 to Q3 on board
2026-09-15 16:52:48 +10:00
3.8 MiB
Raw
History
View Raw
Reference in new issue
View Git Blame
Copy Permalink
