Logo
Explore Help
Sign In
TroubleElectrical/FPGA_Uni
Watch 1
Star 0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity
Files
2f652705ccc805ce034a52975d3dd005e1448cb9
FPGA_Uni/Quartus/A2
T
History
TroubleElectrical 5d9e7f541e Updated RAM code to make sure Bus width is 32 bits
2026-10-16 11:32:47 +11:00
..
db
Updated RAM code to make sure Bus width is 32 bits
2026-10-16 11:32:47 +11:00
incremental_db
Updated RAM code to make sure Bus width is 32 bits
2026-10-16 11:32:47 +11:00
output_files
Updated RAM code to make sure Bus width is 32 bits
2026-10-16 11:32:47 +11:00
simulation/questa
Updated RAM code to make sure Bus width is 32 bits
2026-10-16 11:32:47 +11:00
assignment2.qpf
Made Assignment 2 Quartus Project
2026-10-13 12:04:49 +11:00
assignment2.qsf
TODO: Remove Shifter Code
2026-10-13 16:57:03 +11:00
assignment2.qws
Updated RAM code to make sure Bus width is 32 bits
2026-10-16 11:32:47 +11:00
c5_pin_model_dump.txt
Repaired last few errors in modules and ensured compilation with QUARTUS_BUILD global flag in Quartus build settings and compiled fully (no errors other than pin assignments)
2026-10-13 13:24:44 +11:00
Powered by Gitea Version: 28.3.0 Page: 20ms Template: 5ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API