Logo
Explore Help
Sign In
TroubleElectrical/FPGA_Uni
Watch 1
Star 0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity
Files
10bf49906559e5646cbd3258b9a979e58a6bb054
FPGA_Uni/asm
T
History
riley 76cd7931b6 Realized that, while the assembled is not binary, it is still loadable by verilog.
2026-10-08 14:18:11 +11:00
..
bin
Realized that, while the assembled is not binary, it is still loadable by verilog.
2026-10-08 14:18:11 +11:00
src
Realized that, while the assembled is not binary, it is still loadable by verilog.
2026-10-08 14:18:11 +11:00
Powered by Gitea Version: 28.3.0 Page: 27ms Template: 4ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API