Files
FPGA_Uni/Quartus/A1_Q4/db/alu.sld_design_entry.sci
T