FPGA_Uni/Quartus/A2/incremental_db/compiled_partitions/assignment2.root_partition.cmp.hbdb.sig at 0ea3e0fa12191dd86534c44cece1abbce3018140 - FPGA_Uni - Riley's Git Server

TroubleElectrical/FPGA_Uni

0 Fork 0

Files

T

TroubleElectrical 19b07b649d

Repaired last few errors in modules and ensured compilation with QUARTUS_BUILD global flag in Quartus build settings and compiled fully (no errors other than pin assignments)

2026-10-13 13:24:44 +11:00

1 line

32 B

Standard ML

Raw Blame History

7aee213afbf8301ed5eefc8c827f49a3