This website requires JavaScript.
Explore
Help
Sign In
TroubleElectrical
/
FPGA_Uni
Watch
1
Star
0
Fork
0
Code
Issues
1
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
0947f26727ac8d9b86196bd9a8dccfce0ce50862
FPGA_Uni
/
Submission
/
Q6.txt
T
riley
900b544bc6
Added python script for invoking icarus verilog. This script has three subcommands; submit, test_submit and test. test is equivalent to the run.bat shell script, submit generates a single-file verilog source suitable for submission. test_submit will run all generated submission testbenches to verify that nothing was broken.
...
Renamed submission folder to fix typo.
2026-09-15 22:00:02 +10:00
2 lines
1 B
Plaintext
Raw
Blame
History
Reference in new issue
View Git Blame
Copy Permalink