Logo
Explore Help
Sign In
TroubleElectrical/FPGA_Uni
Watch 1
Star 0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity
Files
05361dcf70f418e7ef77544e5abba5ab0f40b55e
FPGA_Uni/Quartus/A1_Q4
T
History
TroubleElectrical 05361dcf70 Added all Testbenches to Modelsim and confirmed working operation
2026-09-15 15:15:00 +10:00
..
db
Added all Testbenches to Modelsim and confirmed working operation
2026-09-15 15:15:00 +10:00
incremental_db
Added all Testbenches to Modelsim and confirmed working operation
2026-09-15 15:15:00 +10:00
output_files
Added all Testbenches to Modelsim and confirmed working operation
2026-09-15 15:15:00 +10:00
simulation/questa
Added all Testbenches to Modelsim and confirmed working operation
2026-09-15 15:15:00 +10:00
A1_Q4.qpf
Added projects for A1 q2 to q6
2026-09-04 13:12:33 +10:00
alu.qsf
Updated ALU code with updated 2**width approach and assigned temporary pins to ASU (Q3)
2026-09-09 14:27:11 +10:00
alu.qws
Added ASU (Q3) testbench to the modelsim projects folder (also confirmed operation of q2)
2026-09-10 15:24:44 +10:00
asu.sv
Added all Testbenches to Modelsim and confirmed working operation
2026-09-15 15:15:00 +10:00
c5_pin_model_dump.txt
Updated ALU code with updated 2**width approach and assigned temporary pins to ASU (Q3)
2026-09-09 14:27:11 +10:00
lu.sv
Added all Testbenches to Modelsim and confirmed working operation
2026-09-15 15:15:00 +10:00
Powered by Gitea Version: 28.3.0 Page: 19ms Template: 6ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API