Logo
Explore Help
Sign In
TroubleElectrical/FPGA_Uni
Watch 1
Star 0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity
Files
00b2087860688d33b6e5bf22e5510266c3c72b40
FPGA_Uni/Quartus/A2
T
History
TroubleElectrical 8b48084fa5 Repaired Sign extender module again to ensure only combinational logic used
(There was a compilation error before, also compiled and tested code on board)
2026-10-22 15:53:15 +11:00
..
db
Repaired Sign extender module again to ensure only combinational logic used
2026-10-22 15:53:15 +11:00
incremental_db
Repaired Sign extender module again to ensure only combinational logic used
2026-10-22 15:53:15 +11:00
output_files
Repaired Sign extender module again to ensure only combinational logic used
2026-10-22 15:53:15 +11:00
simulation/questa
Repaired Sign extender module again to ensure only combinational logic used
2026-10-22 15:53:15 +11:00
assignment2.qpf
Made Assignment 2 Quartus Project
2026-10-13 12:04:49 +11:00
assignment2.qsf
Added code to display current PC,
2026-10-16 14:27:29 +11:00
c5_pin_model_dump.txt
Repaired last few errors in modules and ensured compilation with QUARTUS_BUILD global flag in Quartus build settings and compiled fully (no errors other than pin assignments)
2026-10-13 13:24:44 +11:00
Powered by Gitea Version: 28.3.0 Page: 68ms Template: 6ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API