m255 K4 z2 !s11f vlog 2020.1 2020.02, Feb 28 2020 13 !s112 1.1 !i10d 8192 !i10e 25 !i10f 100 cModel Technology d/home/oliver/intelFPGA/20.1/modelsim_ase/bin valu Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3 Z1 !s110 1793848891 !i10b 1 !s100 KP25E<`D0[YGcmY_0OYR>3 Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1 I9jL53QmOM7UI;=OA3U@eg3 Z3 VDg1SIo80bB@j0V0VzS_@n1 S1 Z4 d/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim Z5 w1792115823 8alu.sv Falu.sv !i122 215 L0 10 35 Z6 OV;L;2020.1;71 r1 !s85 0 31 Z7 !s108 1793848891.000000 Z8 !s107 gatereg.sv|sign_extender.sv|shifter.sv|lu.sv|asu.sv|alu.sv|instruction_classifier.sv|control_unit.sv|instruction_counter.sv|register_file.sv|ram.sv|rom.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/assignment3.sv| Z9 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/assignment3.sv| !i113 1 Z10 o-work work -sv Z11 tCvgOpt 0 valu_tb R0 Z12 !s110 1793848695 !i10b 1 !s100 8=>8o`KV]hRM]V8AV?S[C1 R2 Iz[VXe9HJ@koSDFNR185;i1 R3 S1 R4 Z13 w1789355084 8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/alu_tb.sv F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/alu_tb.sv !i122 190 L0 3 214 R6 r1 !s85 0 31 Z14 !s108 1793848695.000000 !s107 lu.sv|asu.sv|alu.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/alu_tb.sv| !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/alu_tb.sv| !i113 1 R10 R11 vassignment2 R0 R12 !i10b 1 !s100 H2eJB`][V_?PYNI3VTRV10 R2 IXCN5]eBIk8QocLJ3 R3 S1 R4 w1792119882 8assignment2.sv Fassignment2.sv !i122 201 L0 15 99 R6 r1 !s85 0 31 R14 Z15 !s107 seven_seg.sv|seven_seg_4digit.sv|sign_extender.sv|shifter.sv|lu.sv|asu.sv|alu.sv|instruction_classifier.sv|control_unit.sv|instruction_counter.sv|register_file.sv|ram.sv|rom.sv|assignment2.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/mips.sv| Z16 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/mips.sv| !i113 1 R10 R11 vassignment3 R0 R1 !i10b 1 !s100 K6T8de>1WT94z3K=N1kLg0 R2 IMP2VlhaonMhKfg0_Nm3;Y0 R3 S1 R4 w1793848882 8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/assignment3.sv F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/assignment3.sv !i122 215 L0 14 81 R6 r1 !s85 0 31 R7 R8 R9 !i113 1 R10 R11 vasu R0 R1 !i10b 1 !s100 P^h>QhJiM30V7KUMaaQ[k3 R2 IzBgUoHUOOfMj??ZL^0FOM3 R3 S1 R4 w1790228118 8asu.sv Fasu.sv !i122 215 L0 4 21 R6 r1 !s85 0 31 R7 R8 R9 !i113 1 R10 R11 vasu_tb R0 R12 !i10b 1 !s100 ?AMT1ejDgW=83T_P=nh4G1 R2 IcS>Hk9oO:RGFmfdUY9[i90 R3 S1 R4 Z17 w1789513270 8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv !i122 193 L0 3 120 R6 r1 !s85 0 31 R14 !s107 asu.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv| !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv| !i113 1 R10 R11 vByteIM R0 Z18 !s110 1793848955 !i10b 1 !s100 ]V5Di195@?V=P`Y?PM;U=0 R2 Ie:hP;^zFCE^LSAOVoDF6C3 R3 S1 R4 w1793848949 8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ByteIM.sv F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ByteIM.sv !i122 218 L0 3 12 R6 r1 !s85 0 31 Z19 !s108 1793848955.000000 !s107 rom.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ByteIM.sv| Z20 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ByteIM.sv| !i113 1 R10 R11 n@byte@i@m vcontrol_unit R0 R1 !i10b 1 !s100 Un]HJ_Po@5PR5RoPMSiFc3 R2 IN9L1dbI=^fl9KlmLIEFaZ0 R3 S1 R4 Z21 w1792112234 8control_unit.sv Fcontrol_unit.sv !i122 215 L0 5 31 R6 r1 !s85 0 31 R7 R8 R9 !i113 1 R10 R11 vgatereg R0 R1 !i10b 1 !s100 7OH6NXT3_@J5T^khK_kBU1 R2 IfbEO5[]8TkZIHMTReJ6i8o;@kY_?aVJn:d3 R3 S1 R4 R13 8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/instruction_classifier_tb.sv F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/instruction_classifier_tb.sv !i122 197 L0 2 51 R6 r1 !s85 0 31 R14 !s107 instruction_classifier.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/instruction_classifier_tb.sv| !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/instruction_classifier_tb.sv| !i113 1 R10 R11 vinstruction_counter R0 R1 !i10b 1 !s100 `Y=MBPBYNS6?lYoGX6gKQ3 R2 Inb;K6Wgf72 R2 IC?h=m;SY77_D:GA0FRi`]oD>7BNB:Rd?3 R2 IedFU7?nB5ZOibY?bC8=L41 R3 S1 R4 R22 8seven_seg.sv Fseven_seg.sv !i122 207 L0 3 23 R6 r1 !s85 0 31 Z26 !s108 1793848696.000000 Z27 !s107 seven_seg.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_tb.sv| Z28 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_tb.sv| !i113 1 R10 R11 vseven_seg_4digit R0 R25 !i10b 1 !s100 kl;BlN=e=UfChCC`DZJA01 R2 IS1jLgB;Q?W`6]WHX6bTgl1 R3 S1 R4 w1792119097 8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_4digit.sv F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_4digit.sv !i122 206 L0 5 37 R6 r1 !s85 0 31 R26 !s107 seven_seg.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_4digit.sv| !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_4digit.sv| !i113 1 R10 R11 vseven_seg_tb R0 R25 !i10b 1 !s100 jPijM2]zTRBV8TFdD?Q`I1 R2 I_mSF@Md^k^GhHm5;W4U_=0 R3 S1 R4 w1788418794 8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_tb.sv F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_tb.sv !i122 207 L0 3 66 R6 r1 !s85 0 31 R26 R27 R28 !i113 1 R10 R11 vshifter R0 R1 !i10b 1 !s100 D0hzGhEI`EdI:oOG868Jh2 R3 S1 R4 w1792644107 8sign_extender.sv Fsign_extender.sv !i122 215 L0 4 12 R6 r1 !s85 0 31 R7 R8 R9 !i113 1 R10 R11