m255 K4 z2 !s11f vlog 2020.1 2020.02, Feb 28 2020 13 !s112 1.1 !i10d 8192 !i10e 25 !i10f 100 cModel Technology d/home/oliver/intelFPGA/20.1/modelsim_ase/bin valu Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3 Z1 !s110 1792107153 !i10b 1 !s100 meV@F]8El[fjh_ULLA@iR2 Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1 I<0ZXcWH[]FIo]cjVef19`2 Z3 VDg1SIo80bB@j0V0VzS_@n1 S1 Z4 d/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim w1792036226 8alu.sv Falu.sv !i122 90 L0 9 31 Z5 OV;L;2020.1;71 r1 !s85 0 31 Z6 !s108 1792107152.000000 Z7 !s107 seven_seg.sv|seven_seg_4digit.sv|sign_extender.sv|shifter.sv|lu.sv|asu.sv|alu.sv|instruction_classifier.sv|control_unit.sv|instruction_counter.sv|register_file.sv|ram.sv|rom.sv|assignment2.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/mips.sv| Z8 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/mips.sv| !i113 1 Z9 o-work work -sv Z10 tCvgOpt 0 valu_tb R0 Z11 !s110 1792107152 !i10b 1 !s100 8=>8o`KV]hRM]V8AV?S[C1 R2 Iz[VXe9HJ@koSDFNR185;i1 R3 S1 R4 Z12 w1789355084 8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/alu_tb.sv F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/alu_tb.sv !i122 79 L0 3 214 R5 r1 !s85 0 31 R6 !s107 lu.sv|asu.sv|alu.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/alu_tb.sv| !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/alu_tb.sv| !i113 1 R9 R10 vassignment2 R0 R1 !i10b 1 !s100 GJCIM_l8Wa[9;0QhJiM30V7KUMaaQ[k3 R2 IzBgUoHUOOfMj??ZL^0FOM3 R3 S1 R4 w1790228118 8asu.sv Fasu.sv !i122 90 L0 4 21 R5 r1 !s85 0 31 R6 R7 R8 !i113 1 R9 R10 vasu_tb R0 R11 !i10b 1 !s100 ?AMT1ejDgW=83T_P=nh4G1 R2 IcS>Hk9oO:RGFmfdUY9[i90 R3 S1 R4 Z13 w1789513270 8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv !i122 82 L0 3 120 R5 r1 !s85 0 31 R6 !s107 asu.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv| !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv| !i113 1 R9 R10 vByteIM R0 R11 !i10b 1 !s100 ]V5Di195@?V=P`Y?PM;U=0 R2 Ie:hP;^zFCE^LSAOVoDF6C3 R3 S1 R4 w1792106811 8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ByteIM.sv F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ByteIM.sv !i122 83 L0 3 12 R5 r1 !s85 0 31 R6 !s107 rom.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ByteIM.sv| !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ByteIM.sv| !i113 1 R9 R10 n@byte@i@m vcontrol_unit R0 R1 !i10b 1 !s100 8=J_D2S47^DbodSznO_Zc3 R2 ICLPRW`?<4jEk;OeJ6i8o;@kY_?aVJn:d3 R3 S1 R4 R12 8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/instruction_classifier_tb.sv F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/instruction_classifier_tb.sv !i122 86 L0 2 51 R5 r1 !s85 0 31 R6 !s107 instruction_classifier.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/instruction_classifier_tb.sv| !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/instruction_classifier_tb.sv| !i113 1 R9 R10 vinstruction_counter R0 R1 !i10b 1 !s100 Gl3QY26LJ15Q7EONh4SzK3 R2 I1hlbD0fJDW[G]0]A8ceHA0 R3 S1 R4 w1791854498 8instruction_counter.sv Finstruction_counter.sv !i122 90 L0 4 17 R5 r1 !s85 0 31 R6 R7 R8 !i113 1 R9 R10 vlu R0 R1 !i10b 1 !s100 H5AG9eSQKJkS4F`0;5hWl0 R2 IObN^<8?MCaP;K@UKCVaP^1 R3 S1 R4 R14 8lu.sv Flu.sv !i122 90 Z15 L0 3 16 R5 r1 !s85 0 31 R6 R7 R8 !i113 1 R9 R10 vlu_tb R0 R11 !i10b 1 !s100 AE_liX6DCD[3>b;K6Wgf72 R2 IC?h=m;SY77_D:GA0FRCL@TZ0g[C5g2 R2 ImO]Pc4zj;o69UAilj_VEd3 R3 S1 R4 w1792104861 8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/mips.sv F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/mips.sv !i122 90 L0 14 82 R5 r1 !s85 0 31 R6 R7 R8 !i113 1 R9 R10 vram R0 R1 !i10b 1 !s100 a80AX>=1K`e^Xe^?2?j331 R2 I9HSjRizgnUC41 R3 S1 R4 w1792039197 8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ram.sv F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ram.sv !i122 91 L0 4 26 R5 r1 !s85 0 31 Z16 !s108 1792107153.000000 !s107 /home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ram.sv| !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ram.sv| !i113 1 R9 R10 vregister_file R0 R1 !i10b 1 !s100 FhA1A;hJHXYBBj3k;<@TW0 R2 I7[zSLUT47VibC4BZ`m8FC1 R3 S1 R4 w1792035553 8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/register_file.sv F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/register_file.sv !i122 92 L0 4 24 R5 r1 !s85 0 31 R16 !s107 /home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/register_file.sv| !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/register_file.sv| !i113 1 R9 R10 vrom R0 R1 !i10b 1 !s100 WU3`[b3K8gX:gOXzLkih[1 R2 INYZO14fR4zIzAHUi`]oD>7BNB:Rd?3 R2 IedFU7?nB5ZOibY?bC8=L41 R3 S1 R4 R14 8seven_seg.sv Fseven_seg.sv !i122 96 L0 3 23 R5 r1 !s85 0 31 R16 Z17 !s107 seven_seg.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_tb.sv| Z18 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_tb.sv| !i113 1 R9 R10 vseven_seg_4digit R0 R1 !i10b 1 !s100 MRn_YTIW^S4cR39n=0RMi0 R2 IYaD1MHdmne1KMOgV5M^f70 R3 S1 R4 w1791866874 8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_4digit.sv F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_4digit.sv !i122 95 L0 5 37 R5 r1 !s85 0 31 R16 !s107 seven_seg.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_4digit.sv| !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_4digit.sv| !i113 1 R9 R10 vseven_seg_tb R0 R1 !i10b 1 !s100 jPijM2]zTRBV8TFdD?Q`I1 R2 I_mSF@Md^k^GhHm5;W4U_=0 R3 S1 R4 w1788418794 8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_tb.sv F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_tb.sv !i122 96 L0 3 66 R5 r1 !s85 0 31 R16 R17 R18 !i113 1 R9 R10 vshifter R0 R1 !i10b 1 !s100 D0hzGhEI