m255 K4 z2 !s11f vlog 2020.1 2020.02, Feb 28 2020 13 !s112 1.1 !i10d 8192 !i10e 25 !i10f 100 cModel Technology d/home/oliver/intelFPGA/20.1/modelsim_ase/bin valu Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3 Z1 !s110 1792115142 !i10b 1 !s100 kh0:K2RRk@1 Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1 Im?EZg:mSI^D?=D>QBY^1B0 Z3 VDg1SIo80bB@j0V0VzS_@n1 S1 Z4 d/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim Z5 w1792113810 8alu.sv Falu.sv !i122 179 L0 10 33 Z6 OV;L;2020.1;71 r1 !s85 0 31 Z7 !s108 1792115141.000000 Z8 !s107 seven_seg.sv|seven_seg_4digit.sv|sign_extender.sv|shifter.sv|lu.sv|asu.sv|alu.sv|instruction_classifier.sv|control_unit.sv|instruction_counter.sv|register_file.sv|ram.sv|rom.sv|assignment2.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/mips.sv| Z9 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/mips.sv| !i113 1 Z10 o-work work -sv Z11 tCvgOpt 0 valu_tb R0 Z12 !s110 1792115141 !i10b 1 !s100 8=>8o`KV]hRM]V8AV?S[C1 R2 Iz[VXe9HJ@koSDFNR185;i1 R3 S1 R4 Z13 w1789355084 8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/alu_tb.sv F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/alu_tb.sv !i122 168 L0 3 214 R6 r1 !s85 0 31 R7 !s107 lu.sv|asu.sv|alu.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/alu_tb.sv| !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/alu_tb.sv| !i113 1 R10 R11 vassignment2 R0 R1 !i10b 1 !s100 9I6c?eD]amhL__2Jz1 R2 IFfHj7VAM^H^0]`kMd62bZ2 R3 S1 R4 R5 8assignment2.sv Fassignment2.sv !i122 179 L0 15 91 R6 r1 !s85 0 31 R7 R8 R9 !i113 1 R10 R11 vasu R0 R1 !i10b 1 !s100 P^h>QhJiM30V7KUMaaQ[k3 R2 IzBgUoHUOOfMj??ZL^0FOM3 R3 S1 R4 w1790228118 8asu.sv Fasu.sv !i122 179 L0 4 21 R6 r1 !s85 0 31 R7 R8 R9 !i113 1 R10 R11 vasu_tb R0 R12 !i10b 1 !s100 ?AMT1ejDgW=83T_P=nh4G1 R2 IcS>Hk9oO:RGFmfdUY9[i90 R3 S1 R4 Z14 w1789513270 8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv !i122 171 L0 3 120 R6 r1 !s85 0 31 R7 !s107 asu.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv| !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv| !i113 1 R10 R11 vByteIM R0 R12 !i10b 1 !s100 ]V5Di195@?V=P`Y?PM;U=0 R2 Ie:hP;^zFCE^LSAOVoDF6C3 R3 S1 R4 w1792112374 8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ByteIM.sv F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ByteIM.sv !i122 172 L0 3 12 R6 r1 !s85 0 31 R7 !s107 rom.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ByteIM.sv| !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ByteIM.sv| !i113 1 R10 R11 n@byte@i@m vcontrol_unit R0 R1 !i10b 1 !s100 Un]HJ_Po@5PR5RoPMSiFc3 R2 IN9L1dbI=^fl9KlmLIEFaZ0 R3 S1 R4 Z15 w1792112234 8control_unit.sv Fcontrol_unit.sv !i122 179 L0 5 31 R6 r1 !s85 0 31 R7 R8 R9 !i113 1 R10 R11 vinstruction_classifier R0 R1 !i10b 1 !s100 LBO=Ba0m3b@J?;=_fd^7P3 R2 I[MC9A^:kRAc`nk8eJ6i8o;@kY_?aVJn:d3 R3 S1 R4 R13 8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/instruction_classifier_tb.sv F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/instruction_classifier_tb.sv !i122 175 L0 2 51 R6 r1 !s85 0 31 R7 !s107 instruction_classifier.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/instruction_classifier_tb.sv| !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/instruction_classifier_tb.sv| !i113 1 R10 R11 vinstruction_counter R0 R1 !i10b 1 !s100 `Y=MBPBYNS6?lYoGX6gKQ3 R2 Inb;K6Wgf72 R2 IC?h=m;SY77_D:GA0FR@k4@GP6oi`]oD>7BNB:Rd?3 R2 IedFU7?nB5ZOibY?bC8=L41 R3 S1 R4 R16 8seven_seg.sv Fseven_seg.sv !i122 185 L0 3 23 R6 r1 !s85 0 31 R18 Z19 !s107 seven_seg.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_tb.sv| Z20 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_tb.sv| !i113 1 R10 R11 vseven_seg_4digit R0 R1 !i10b 1 !s100 MRn_YTIW^S4cR39n=0RMi0 R2 IYaD1MHdmne1KMOgV5M^f70 R3 S1 R4 w1791866874 8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_4digit.sv F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_4digit.sv !i122 184 L0 5 37 R6 r1 !s85 0 31 R18 !s107 seven_seg.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_4digit.sv| !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_4digit.sv| !i113 1 R10 R11 vseven_seg_tb R0 R1 !i10b 1 !s100 jPijM2]zTRBV8TFdD?Q`I1 R2 I_mSF@Md^k^GhHm5;W4U_=0 R3 S1 R4 w1788418794 8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_tb.sv F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_tb.sv !i122 185 L0 3 66 R6 r1 !s85 0 31 R18 R19 R20 !i113 1 R10 R11 vshifter R0 R1 !i10b 1 !s100 D0hzGhEI