`include "assignment2.sv"


module mips_rtype_tb(input logic [0:0] clk);
    assignment2 #(5) CPU (clk);
endmodule