Updated ALU code with updated 2**width approach and assigned temporary pins to ASU (Q3)
This commit is contained in:
1 parent
5acf1c8b87
commit
dc32347c9b
212 files changed
+8657
-71
No files matched your search
@@ -0,0 +1,17 @@
|
||||
Analysis & Synthesis Status : Successful - Wed Sep 9 14:22:23 2026
|
||||
Quartus Prime Version : 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
|
||||
Revision Name : alu
|
||||
Top-level Entity Name : alu
|
||||
Family : Cyclone V
|
||||
Logic utilization (in ALMs) : N/A
|
||||
Total registers : 0
|
||||
Total pins : 18
|
||||
Total virtual pins : 0
|
||||
Total block memory bits : 0
|
||||
Total DSP Blocks : 0
|
||||
Total HSSI RX PCSs : 0
|
||||
Total HSSI PMA RX Deserializers : 0
|
||||
Total HSSI TX PCSs : 0
|
||||
Total HSSI PMA TX Serializers : 0
|
||||
Total PLLs : 0
|
||||
Total DLLs : 0
|
||||
Reference in new issue
Block a user