TroubleElectrical/FPGA_Uni
1
0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

Enabled 2 segments for seven seg display decoder (Q1), most code just needs comments

Browse Source
This commit is contained in:
TroubleElectrical committed 2026-09-15 21:08:40 +10:00
1 parent c27a04ef73
commit afa8d9d4db
79 files changed
+1935 -1153
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

Quartus/A1_Q1/output_files/seven_seg.eda.rpt
+7 -7
View File
@@ -1,5 +1,5 @@
EDA Netlist Writer report for seven_seg
Tue Sep 15 16:10:32 2026
Tue Sep 15 21:07:19 2026
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
@@ -37,9 +37,9 @@ on the Quartus Prime software download page.
+-------------------------------------------------------------------+
; EDA Netlist Writer Summary ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Tue Sep 15 16:10:32 2026 ;
; EDA Netlist Writer Status ; Successful - Tue Sep 15 21:07:19 2026 ;
; Revision Name ; seven_seg ;
; Top-level Entity Name ; seven_seg ;
; Top-level Entity Name ; seven_seg_2digit ;
; Family ; Cyclone V ;
; Simulation Files Creation ; Successful ;
+---------------------------+---------------------------------------+
@@ -81,14 +81,14 @@ on the Quartus Prime software download page.
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
Info: Processing started: Tue Sep 15 16:10:31 2026
Info: Processing started: Tue Sep 15 21:07:18 2026
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off q1 -c seven_seg
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file seven_seg.svo in folder "/home/oliver/Documents/FPGA_Dev/FPGA_Uni/Quartus/A1_Q1/simulation/questa/" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
Info: Peak virtual memory: 658 megabytes
Info: Processing ended: Tue Sep 15 16:10:32 2026
Info: Elapsed time: 00:00:01
Info: Peak virtual memory: 670 megabytes
Info: Processing ended: Tue Sep 15 21:07:20 2026
Info: Elapsed time: 00:00:02
Info: Total CPU time (on all processors): 00:00:01