Added attribution for submission files

This commit is contained in:
TroubleElectrical committed 2026-09-16 13:01:43 +10:00
1 parent cbb5bb917a
commit 64cd876f12
6 files changed
+24

No files matched your search

+4
View File
@@ -1,3 +1,7 @@
// Sumbission for ELEC4720 Assignment 1 Question 1
// Oliver Boutros (c3428958)
// Riley King-Saunders (c
`ifndef SEVEN_SEG_H_SV `ifndef SEVEN_SEG_H_SV
`define SEVEN_SEG_H_SV `define SEVEN_SEG_H_SV
+4
View File
@@ -1,3 +1,7 @@
// Sumbission for ELEC4720 Assignment 1 Question 2
// Oliver Boutros (c3428958)
// Riley King-Saunders (c
`ifndef LU_H_SV `ifndef LU_H_SV
`define LU_H_SV `define LU_H_SV
module lu #(parameter width = 2) ( module lu #(parameter width = 2) (
+4
View File
@@ -1,3 +1,7 @@
// Sumbission for ELEC4720 Assignment 1 Question 3
// Oliver Boutros (c3428958)
// Riley King-Saunders (c
`ifndef ASU_H_SV `ifndef ASU_H_SV
`define ASU_H_SV `define ASU_H_SV
+4
View File
@@ -1,3 +1,7 @@
// Sumbission for ELEC4720 Assignment 1 Question 4
// Oliver Boutros (c3428958)
// Riley King-Saunders (c
`ifndef ALU_H_SV `ifndef ALU_H_SV
`define ALU_H_SV `define ALU_H_SV
+4
View File
@@ -1,3 +1,7 @@
// Sumbission for ELEC4720 Assignment 1 Question 5
// Oliver Boutros (c3428958)
// Riley King-Saunders (c
`ifndef SHIFTER_H_SV `ifndef SHIFTER_H_SV
`define SHIFTER_H_SV `define SHIFTER_H_SV
module shifter #(width=2)(input logic [2:0] op, module shifter #(width=2)(input logic [2:0] op,
+4
View File
@@ -1,3 +1,7 @@
// Sumbission for ELEC4720 Assignment 1 Question 6
// Oliver Boutros (c3428958)
// Riley King-Saunders (c
`ifndef INSTRUCTION_CLASSIFIER_H_SV `ifndef INSTRUCTION_CLASSIFIER_H_SV
`define INSTRUCTION_CLASSIFIER_H_SV `define INSTRUCTION_CLASSIFIER_H_SV
module instruction_classifier(input logic[5:0] op, module instruction_classifier(input logic[5:0] op,