Created general project structure. Only seven segment, logic unit and adder/subtractor modules and tests implemented

tests/alu_tb.v

@@ -0,0 +1,6 @@
+// TODO: Both the ALU and this test bench is incomplete
+`#include "alu.v"
+
+module alu_tb #(width=8)();
+
+endmodule