Created general project structure. Only seven segment, logic unit and adder/subtractor modules and tests implemented
This commit is contained in:
16 files changed
+383
No files matched your search
@@ -0,0 +1,4 @@
|
||||
# Ignore compiled vvp files
|
||||
*.vvp
|
||||
# Ignore generated waveform files for iverilog/vvp
|
||||
*.vcd
|
||||
Reference in new issue
Block a user